<u>TPCT's</u> College of Engineering, Osmanabad

Laboratory Manual

Digital Logic Design

For

Second Year Students

Manual Prepared by

Mrs. V. C. Maindargi

Author COE, Osmanabad



TPCT's

College of Engineering

Solapur Road, Osmanabad

Department of Electronics & Telecommunication

Vision of the Department:

To be recognized by the society at large as an excellent department offering quality higher education in the Electronics & Telecommunication Engineering field with research focus catering to the needs of the public and being in tune with the advancing technological revolution.

Mission of the Department:

To achieve the vision the department will

- Establish a unique learning environment to enable the student's face the challenges of the Electronics & Telecommunication Engineering field.
- Promote the establishment of centers of excellence in technology areas to nurture the spirit of innovation and creativity among the faculty & students.
- Provide ethical & value based education by promoting activities addressing the needs of the society.
- Enable the students to develop skill to solve complete technological problems of current times and also to provide a framework for promoting collaborative and multidisciplinary activities.

College of Engineering

Technical Document

This technical document is a series of Laboratory manuals of Electronics and Telecommunication Department and is a certified document of College of engineering, Osmanabad. The care has been taken to make the document error-free. But still if any error is found, kindly bring it to the notice of subject teacher and HOD.

Recommended by,

HOD

Approved by,

Principal

FOREWORD

It is my great pleasure to present this laboratory manual for second year engineering students for the subject of **Digital Logic Design** to understand and visualize the basic concepts of various circuits using electronic components. Digital Logic Design covers basic concepts of electronics. This being a core subject, it becomes very essential to have clear theoretical and designing aspects.

This lab manual provides a platform to the students for understanding the basic concepts of Digital Logic Design. This practical background will help students to gain confidence in qualitative and quantitative approach to electronic circuits.

H.O.D ECT Dept

LABORATORY MANUAL CONTENTS

This manual is intended for the Second Year students of ECT branches in the subject of Digital Logic Design. This manual typically contains practical/ Lab Sessions related to Digital Logic Design covering various aspects related to the subject for enhanced understanding.

Students are advised to thoroughly go through this manual rather than only topics mentioned in the syllabus as practical aspects are the key to understanding and conceptual visualization of theoretical aspects covered in the books.

SUBJECT INDEX:

- 1. Do's & Don'ts in Laboratory.
- 2. Lab Exercises
- 3. Quiz
- 4. Conduction of viva voce examination
- 5. Evaluation & marking scheme

Dos and Don'ts in Laboratory :-

- 1. Do not handle any equipment before reading the instructions /Instruction manuals.
- Read carefully the power ratings of the equipment before it is switched ON, whether ratings 230 V/50 Hz or 115V/60 Hz. For Indian equipment, the power ratings are normally 230V/50Hz. If you have equipment with 115/60 Hz ratings, do not insert power plug, as our normal supply is 230V/50Hz., which will damage the equipment.
- 3. Observe type of sockets of equipment power to avoid mechanical damage.
- 4. Do not forcefully place connectors to avoid the damage.
- 5. Strictly observe the instructions given by the Teacher/ Lab Instructor.

Instruction for Laboratory Teachers:-

- 1. Submission related to whatever lab work has been completed should be done during the next lab session.
- 2. Students should be instructed to switch on the power supply after getting the checked by the lab assistant / teacher. After the experiment is over, the students must hand over the Bread board, wires, CRO probe to the lab assistant/teacher.
- 3. The promptness of submission should be encouraged by way of marking and evaluation patterns that will benefit the sincere students.

2. Lab Exercises

PART A:

Experimentation using digital ICs.

- 1. Operation of Arithmetic building blocks;
- 2. Study of Arithmetic logic unit (ALU IC 74181);
- 3. Code conversion operations: Binary to Gray
- 4. Code conversion operations: Gray to Binary;
- 5. Multiplexers;
- 6. Demultiplexers, Decoders & Encoders;
- 7. Study of flip-flops: RS, JK, MSJK, D & T;
- 8. Counter Design Using ICs;
- 9. Shift registers Using ICs;

PART B:

10.Experimentation using VHDL Code

Write, simulate and verify, VHDL Code for;

- 1. Logic gates.;
- 2. Half adder/full adder.;
- 3. Gray to binary/binary to gray;
- 4. D Flip-flop.;

Pre-Lab

Introduction to different digital gate ICs;

Basic Gate:

AND Gate: The AND gate performs a logical "and" operation on two inputs, A and B:



OR Gate: The OR gate performs a logical "or" operation on two inputs, A and B:



■ NOT Gate: The simplest possible gate is called an "inverter," or a **NOT gate**. It takes one bit as input and produces output as its opposite. The logic table for NOT gate and its symbol are shown below.



Universal Gate

■ NAND Gate: It is quite common to recognize two others as well: the NAND and the NOR gate. These two gates are simply combinations of an AND or an OR gate with a NOT gate.



■ EX-OR Gate: The final two gates that are sometimes added to the list are the **XOR** and **XNOR** gates, also known as "exclusive or" and "exclusive nor" gates, respectively. Here are their tables:



EXPERIMENT NO. 1

Operation of Arithmetic building blocks;

Aim: To design and Realize circuit of Half adder and full adder.

Objectives:

1) To construct half adder circuit and verify its working.

2) To construct full adder circuit and verify its working.

Apparatus: Bread board , wires IC-7486(EX-OR),7408(AND)

<u>Circuit diagram</u> :



Circuit diagram of Half Adder

INPL	JT	OUTPU	Т
A	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Circuit diagram of Full Adder

IN	PUT		OUTPUT		
A	В	С	SUM	CARRY	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	

<u>Theory:-</u>

A logic circuit for the addition of two one bit numbers is referred to as an half adder. A half adder can be constructed using EX-OR(IC-7486) and AND (IC7408) gates. The truth table shows, that in the first three rows there is no carry, whereas in the fourth row a carry is present. From the truth table, we obtain the logical expression for SUM and CARRY as,

Half Adder/Subtractor is a basic ckt. that adds / subtracts 2 bits and generates sum or difference along with Carry / Borrow. Unlike half adder or subtractor a full adder / subtractor has the provision to take consideration of previous carry / borrow also.

Procedure:-

1) Apply Vcc to pin number 14 of both IC's & ground to pin number 7

2) Assemble the circuit on bread board.

3) Give the logical inputs and check for the proper output.

<u>Conclusion</u>: Hence verified Half Adder operation.

Experiment No.2

Arithmetic Logic Unit(ALU)

<u>Aim:</u> To study various logic and Arithmetic operations using IC 74181 ALU <u>Apparatus:</u> Bread board, wires, IC 74181

Objective: i)To study operation of arithmetic logic .

ii)To implement ckt. of ALU using 74181 IC and realize both the operations.

Theory :

The TTL-series 4-bit 74181 arithmetic-logical unit takes 4-bit operands and a carry input and calculates one of 16 logical or 16 arithmetic functions. Two additional active-low outputs X (/propagate) and Y (/generate) allow to interface to the 74182 carry-look ahead generator IC for fast addition.

The M input selects whether the ALU should calculate logical functions (M=1) or arithmetic functions (M=0). In each mode, the four S3..S0 inputs select one of the available operations; check the table in the schematics for the specific functions selected by each select input. For example, M=0 and S=(1001) select the normal binary addition including carry, Z=(A+B+Cin).



Pin diagram of IC 74181

		CTION	(ACTIVE-LOW DA	TA	
	acce	LINUN		M = H	M = L; ARITHM	ETIC OPERATIONS	
\$3	5Z	51	S1 S0 LOGIC FUNCTIONS		Co = L (no sarry)	Cn = H (with carry)	
L	L	L	L	F=A	F = A MINUS 1	F+A	
4		L	н	F + AB	F + AB MINUS 1	F * AB	
L	L	н	L	F+A+8	F = AB MINUS 1	F * AB	
L.	L	н	н	F+1	F = MINUS 1 (2's COMP)	F + ZERO	
L	н	4	L	F+A+B	F = A PLUS (A + B)	F + A PLUS (A + B) PLUS 1	
L.	н	٤.	H	F=B	F = AB PLUS (A + B)	F + AB PLUS (A + B) PLUS	
٤.	н	н	4	F=AOB	F = A MINUS 8 MINUS 1	F = A MINUS 8	
L.	н	н	H	F+A+B	F=A+8	F = (A + 8) PLUS 1	
н	L	L	L	F + AB	F = A PLUS (A + 8)	F = A PLUS (A + 8) PLUS 1	
н	L	L	н	F+A@B	F = A PLUS B	F = A PLUS B PLUS 1	
н	L	н	L	F+8	F = AB PLUS (A + B)	F = AB PLUS IA + 8) PLUS	
н	L	н	H	F=A+B	F = (A + B)	F + (A + 8) PLUS 1	
н	н	L	L	F+0	F = A PLUS A2	F = A PLUS A PLUS 1	
н		L	н	F = AB	F = AB PLUS A	F + AB PLUS A PLUS 1	
H	н	н	1	F= AB	F = AB PLUS A	F + AB PLUS A PLUS 1	
H	н	H	н	F=A	F=A	F + A PLUS 1	

⁸Each bit is shifted to the next more significant position.

Procedure:

Assemble the circuit on bread board and verify various logic and Arithmetic operations according to select inputs.

<u>**Conclusion:**</u> Hence ,studied the various logic and Arithmetic operations using IC 74181 ALU

Experiment No.3 Binary to Gray Code Conversion

Aim: To perform Binary to Gray Code Conversion

<u>Apparatus</u>: Bread board , wires IC-7486(EX-OR)

Objectve: i) To minimize the K-map for binary to gray code conversion and realize the logical equation using gate.

<u>Circuit Diagram:</u>

Figure below shows circuit diagram of binary to gray code conversion & its truth table



Circuit Diagram of Binary to Gray code Conversion

<u>Theory :</u>

Digital codes are required to handle data which may be numeric, Alphabets or special characters. Since digital circuits work in binary manner, therefore numerals and other characters are to be converted to binary format. This conversion process is known as encoding.

<u>Gray code</u>:

This code is often used in digital systems because it has the advantage that only one bit in the numerical representation changes between successive numbers. For example,0111 represents 5 and 0101 represents 6 in Gray code .These two consecutive numbers differ only in one bit (third from left).Its primary application is in the location of angles on a rotating shaft.

Truth Table:

BINA	RY NU	MBERS		CONVERTED GARY CODE				
				NOWF	BERS			
B3	B2	B1	BO	G3	G2	G1	<i>G</i> 0	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	1	
0	0	1	1	0	0	1	0	
0	1	0	0	0	1	1	0	
0	1	0	1	0	1	1	1	
0	1	1	0	0	1	0	1	
0	1	1	1	0	1	0	0	
1	0	0	0	1	1	0	0	
1	0	0	1	1	1	0	1	
1	0	1	0	1	1	1	1	
1	0	1	1	1	1	1	0	
1	1	0	0	1	0	1	0	
1	1	0	1	1	0	1	1	
1	1	1	0	1	0	0	1	
1	1	1	1	1	0	0	0	

Procedure:

1) Apply Vcc to pin number 14 of both IC's & ground to pin number 7.

2) Assemble the circuit on bread board, as per above diagram.

3) Give the logical inputs and check for the proper output, as per the truth table.

<u>Conclusion</u>: Hence verified Binary to Gray code conversion operation.

Experiment No.4

Gray code to Binary code conversion

Aim: To perform gray code to binary code conversion.

Apparatus: Bread board, wires IC-7486(EX-OR)

<u>Objective</u>: To minimize the K-map for gray to binary code conversion and realize the logical equation using gate.

Circuit Diagram:

Figure below shows circuit diagram of gray code to binary conversion & its truth table.



Circuit Diagram for Gray to Binary Conversion

<u> Theory :</u>

Digital codes are required to handle data which may be numeric, alphabets or special characters. Since digital circuits work in binary manner, therefore numerals and other characters are to be converted to binary format. This conversion process is known as encoding.

Gray code:

This code is often used in digital systems because it has the advantage that only one bit in the numerical representation changes between successive numbers. For example,0111 represents 5 and 0101 represents 6 in Gray code .These two consecutive numbers differ only in one bit (third from left).Its primary application is in the location of angles on a rotating shaft.

Truth Table:

GARY	CODE	NUMBE	RS	CONV	ERTED	BINA	RY	
				NUMBERS				
G3	G2	G1	<i>G</i> 0	B3	B2	B1	BO	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	1	0	0	1	0	
0	0	1	0	0	0	1	1	
0	1	1	0	0	1	0	0	
0	1	1	1	0	1	0	1	
0	1	0	1	0	1	1	0	
0	1	0	0	0	1	1	1	
1	1	0	0	1	0	0	0	
1	1	0	1	1	0	0	1	
1	1	1	1	1	0	1	0	
1	1	1	0	1	0	1	1	
1	0	1	0	1	1	0	0	
1	0	1	1	1	1	0	1	
1	0	0	1	1	1	1	0	
1	0	0	0	1	1	1	1	

Procedure:

- 1) Apply Vcc to pin number 14 of both IC's & ground to pin number 7
- 2) Assemble the circuit on bread board, as per above diagram.
- 3) Give the logical inputs and check for the proper output, as per the truth table.

<u>Conclusion</u>: Hence verified Gray code to Binary conversion operation

Experiment No.5

Aim: To study Multiplexer operation using IC-74153

Apparatus: Bread board, wires.

Objective: To verify the Multiplexer operation using IC-74153(4:1) MUX **Circuit Diagram:** Figure below shows the block diagram of a Multiplexer.



Block diagram of a Multiplexer

Theory:

A Multiplexer (or a data selector) is a logic circuit that accepts several data inputs and allows only one of them at a time to get through to the output. The selection of the desired data input is controlled by the select (or address) inputs. In this diagram the inputs and outputs are indicated by means of arrows. Depending upon the digital code applied at the SELECT inputs, one out of the data sources is selected and transmitted to the single output channel. The Multiplexer becomes enabled when the strobe signal is active LOW.

<u>Note :-</u> There are various Multiplexers available ex:74151 (8:1),74152--etc. one can refer to data sheet for specification and pin Configuration



Fig 1 Pin diagram of IC 74153

			Inpu	ts			o/p
A	в	CO	C1	C2	C3	G	Y
Х	Х	×	×	Х	X	1	0
0	0	Û	×	Х	х	0	0
0	0	1	X	X	X	0	1
Q	1	Х	0	.X	Х	.0	0
0	1	X	1	X	х	0	1
1	0	Х	X	0	х	0	0
1	0	X	X	1	Х	0	1
1	1	Х	X		0	0	0
1	1	Х	×	×	1	0	1

T	able	1	function	table	of	IC	74153
		-					

Procedure:

- 1) Assemble the circuit on bread board, as per above diagram.
- 2) Give the logical inputs and check for the proper output, as per the truth table.

<u>Conclusion</u>: Hence verified the Multiplexer(4:1) operation using IC-74153

<u>Experiment No.6</u> Demultiplexer/Decoder

<u>Aim:</u> To study Demultiplexers/Decoder operation using IC-74138 <u>Apparatus:</u> Digital trainer kit, gate IC, wires .

Objective: 1)To verify Demultiplexers/Decoder operation 2)One input and many output using 74138IC

<u>Circuit Diagram:</u>

Figure below shows the block diagram of a Decoder.



74LS138 Decoder



Pin diagram of a decoder 74LS138

	18	NPUT	S		1.000		:			~		
ENA	ABLE	5	ELEC	т	1			101	ruis			
G1	Ğ2*	C	B	A	YO	YT	¥2	¥3	¥4	Y5	YG	77
×	н	×	×	×	н	н	н	н	н	н	н	H
L	x	x	x	×	н	н	H	н	н	н	н	н
н	L	L	L	L	L	н	н	н	н	н	н	н
н	L	L	L	н	н	L	H	н	н	н	H	н
н	L	L	н	L	н	H	L	н	н	н	н	н
н	L	L	н	н	н	н	H	L	н	н	н	н
н	L	н	L	L	н	н	н	н	L	н	н	н
н	L	н	L	н	н	н	н	н	н	L	н	H
н	L	н	н	L	н	н	н	н	н	н	L	н
н	L	н	н	н	H	н	н	н	н	H	н	L

* $\overline{G}2 = \overline{G}2A + \overline{G}2B$

H = high level, L = low level, X = irrelevant

Depending upon the digital code applied at the SELECT inputs, one data is transmitted to the single output channel out of many. There are various Demultiplexers/Decoder available ex: 74156 1of 4 Decoder,74139---etc one can refer to data Sheet for specification and pin Configuration

Procedure:

Assemble the circuit on bread board, as per above Pin diagram.
 Give the logical inputs and check for the proper output, as per the function table.

<u>Conclusion</u>: Hence verified the decoder (8::1) operation using IC-74138

Experiment No.7 Flip-Flop

Aim: To verify truth table for JK .D and T flip-flop.

<u>Apparatus</u>: Bread board , wires .IC 7476(JK flip-flop),IC7474(D flip-flop)
 <u>Objective</u>: To design various types of Flip-Flops and verify the Truth table.

<u>Circuit Diagram:</u>

SN5476, SN54LS7	6A J PACKAG	GE
SN74LS76A	D OR N PACKAGI	E [
(тор	VIEW)	PR
	J16] 1K	L
1 PRE 2	15 10	н
	14 🗌 1 🖸	L.
1 J∐4	13 GND	н
Vcc[5	12 2K	ा
2CLK 6	11 20	н
2 PRE 7	10 20	н
2 CLR [8	9]]2J	199

	IN	OUT	UTS			
PRE	CLA	CLK	3	ĸ	٥	Q
L,	н	x	×	х	н	L
н	L	×	X	×	L.	н
4	1,	X	X	×	нt	HI
н	н	л	L	L	00	$\overline{\alpha}_0$
н	н	л	H	E	୍ମ	E
н	н	л	L	н	E.	н
н	н	л	н	н	TOG	GLE

pin diagram and Function table of 7476



JK Flip Flop as T Flip flop

Theory:

- 1 Explain operation of SR flip flop, master slave JK flip flop with diagram.
- 2 Explain race around condition.
- 3 Draw symbols of JK,SR,D,T Flip Flops with truth tables.

FUNCTION TABLE

	INPUT	S		OUTP	UTS
PRE	CLR	CLK	D	a	ō
L	14	x	x	н	L
н	L	×	×	L	н
L	L	×	×	н†	HT
н	н	t	н	н	L
н	н	t	L.	L	н
н	н	L	×	Q ₀ .	$\overline{\alpha}_0$



Function table and pin diagram of IC 7474 D flip flop



JK Flip-Flop as D flip flop

Procedure:

1) Assemble the circuit on bread board, as per Pin diagram.

2) Verify operation of flip flops according to function /truth table

Conclusion: Hence verified flip flop operation using IC 7476 and IC 7474.

Experiment No.8

<u>Aim</u>: To study Decade Counter using IC-7490 <u>Apparatus</u>: Bread board , wires . <u>Objective</u>: To design counter using IC 7490 as a decade counter.

Circuit Diagram:

Figure below shows the internal structure of 7490.



<u>Theory :</u>

A circuit used for counting the pulses is known as a Counter. Basically there are two types of counter:

- 1. Asynchronous counter (ripple counter)
- 2. Synchronous counter

In case of asynchronous counter all the flip-flops are not clocked simultaneously, whereas in a Synchronous counter all the flip-flops are clocked simultaneously. A Ring counter and twisted ring counter is the examples of synchronous counter.

It consists of four flip-flop internally connected to provide a mod-2 and a mod-5 counter. The mod -2 and mod-5counters can be used independently or in combination. There are two reset inputs R0(1) and R0(2) both of which are to be connected to logic 1 level for clearing all the flip-flops. The two inputs R9(1) and R9(2) when connected to logic 1 level, are used for setting the counter to 1001.

Count	QD (11)	QC (8)	QB (9)	QA (12)
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Procedure:

Assemble the circuit on bread board, short Pin no.12 and 1
 Give the Clock/trigger signal manually or auto clock at pin no.14 and check the count sequence.

Conclusion: Hence ,studied the decade counter using IC-7490

PART-B EXPERIMENT NO 10(a)

end Behavioral;

-----Project Name: **DESIGN OF LOGIC GATES** -- Target Devices: **SPARTAN2** -- Tool versions: ISE10.1 library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity EXPT1 is Port (A: in STD LOGIC; B: in STD LOGIC; NOT1 : out STD LOGIC; AND1 : out STD LOGIC; OR1 : out STD LOGIC; NAND1: out STD LOGIC; NOR1 : out STD LOGIC; XOR1 : out STD LOGIC; XNOR1 : out STD LOGIC); end EXPT1; architecture Behavioral of EXPT1 is begin NOT1 <= NOT A; AND1 <= A AND B; $OR1 \leq A OR B;$ NAND1 <= A NAND B; NOR1 \leq A NOR B; XOR1 <= A XOR B; XNOR1 <= A XNOR B;

SIMULATION RESULT: 1) TEST BENCH WAVEFORM

		2 4 3	2233	1200	6 Da 28 前日 90	AARE	80 DA Ug A A O
Source: for Behavioral Smileton	Current Simulatio	n	(50 nu 208 n	250 no	300 ns 350 i	124 52 400 ms	460 ns 580 ns
B 2 xt2v15-9tq144	al 1	1					
TBWEXT (TBWEXT (bw)	6.1 D	1					
	all not!	0					
	all and 5	1					
	of ort	1					
	all nand1	0					
nt Sc 1 FA 1 50 Sn 1 LI 12 De 10 Sim h	all nort	0					
	6.1 x0r1	<u>0</u> .					
Processes ×	d. whori	1					
Processes for TBWEX1							
Add Exeting Source Craster New Source View Generated Test Bench As HDL Add Test Bench To Proport Add Test Bench To Proport Seculate Behavioral Model							
P Decement III For Object III I	5	2415	£1				
C Processes Sm Ungect M Pressory -	Exert.vid	DOPTING	EXPT1.egc	TBWEXT.Ibw	Simulation		
This is a full version of Simulator is doing circuit Finished circuit initiality	ISE Simulator initializati ation process	(ISim). on proces	ая. Парадо с				

2) RTL SCHEMATIC



EXPERIMENT NO 10(b)

```
-- Project Name: HALF ADDER USING DATAFLOW STYLE
-- Target Devices: SPARTAN2
-- Tool versions: ISE 10.1
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity EXPT2 is
  Port (A: in STD LOGIC;
     B: in STD LOGIC;
     SUM : out STD_LOGIC;
     CARRY : out STD LOGIC);
end EXPT2;
architecture Behavioral of EXPT2 is
begin
SUM <= A XOR B;
CARRY <= A AND B;
end Behavioral;
```

SIMULATION RESULT:

🔤 Xilinx - ISE - C:\LAB MANUALS\VVB\VVB.ise - [Simulation]								
🙀 File Edit View Project Source Process T	est Bench Simulation \	Window H	elp					JEX
8 🗋 🖻 🗐 🗿 8 🛯 🖓 🖻 🖄 🕨	a 🔊 🖓 🗄 🕞 🗩	XXX	0 0 🔊 🔊		8.06 😹		▼ # ?	
		= /	1 74 74 O 3	881122111A1	10	6≣) } ∑ [10	00 💌 ns	•
Sources ×					- 1		429.7 ns	
Sources for: Behavioral Simulation 🔍	Current Simulation							
- 🗑 NVB	Time: 1000 ns	1	50 ns 200	ns 250 ns 30	10 ns 350 	ns 400 ns	3 450 ns	500 ns
🖃 🛄 xc2s15-5tq144	on a	1						<u> </u>
TBWEX1 (TBWEX1.tbw)	ö , l b	1						
	oll sum	0						
	🎝 🛛 carry	1						
Sour Thes 👸 Shat 🚺 Libra 🔤 Sim Ir								
Processes X								
Processes for: TBWEX2								
Add Existing Source								
Create New Source								
🖓 📄 View Generated Test Bench As HDL								
Add Test Bench To Project								
🖃 🏏 Xilinx ISE Simulator								
Er Transformer Simulate Behavioral Model								
🦾 🏧 Generate Self-Checking Test								
								\sim
	< • >	< >	<					>
Hierarchy -	🔚 EXPT2.vhd 📄	EXPT2.vh	i 🔤 TBWEX	2.tbw 🔤 Simulation				
× This is a Full version of	ISE Simulator(I	Sim).						~
Simulator is doing circuit	initialization	proces	33.					
Finished circuit initializ	ation process.							
,ă								<u>×</u>
								>
📔 Console 🛛 🔞 Errors 🛛 🔬 Warnings	Tcl Shell 🕅	Find in File	es 🔄 🔤 Sim Cor	nsole - TBWEX2				
								Time:
🛃 start 🛛 🖆 TE ROLL CALL [Comp	VLSI LAB MANU	IALS	📧 Xilinx - ISB	- C:\LAB M		, ITEFO (Ø BEARCH	>	🗖 🛃 🔇 2:32 PM

EXPERIMENT NO.10(c)

```
-- Project Name: HALF ADDER USING BEHAVIORAL STYLE
```

-- Target Devices: **SPARTAN 2**

```
-- Tool versions: ISE 10.1
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity EXP2A is
  Port (A: in STD_LOGIC;
      B: in STD_LOGIC;
      S: out STD_LOGIC;
      C: out STD LOGIC);
end EXP2A;
architecture Behavioral of EXP2A is
begin
process (A,B)
begin
if (A= '0')then
if (B = '0') then
s <= '0';
c <= '0';
else
s <= '1';
c <= '0';
end if;
else
if (B = '0') then
s <= '1';
c <= '0';
else
 s <= '1';
 c <= '1';
 end if;
 end if;
 end process;
```

end Behavioral;

SIMULATION RESULT:

Xilinx - ISE - C:VLAB MANUALSWVBV	NVB.ise - [Simulatio	n]					
🖸 File Edit View Project Source Process	Test Bench Simulation	Window H	lelp				
	a 🔊 🖸 🗗 🗩 🗩	XX.	088 🔊 380	D P 12 10 00	v	89	
FFF & THULL	0 + + =	9 10	2 432200	1 2 2 1 4 6	1 🖸 🛛 🕼 🕨 🖗	X 1000	v ns v
Sources X					AL 1997 1 1 14 14 16	400.0 ns	
Sources for: Behavioral Simulation	Current Simulation	8	100 ma 450 ma 200	250.00 30	10.00 260.00	100 00	150 cc
- @NVB	Time: 1000 ns			1 1 1 1 1 1 1 1 1		400 HS	490 85
B 0 xc2:15:5tq144	o a	1					A
TRUEY2 (TRUEY2 that	b	1					
TBWEX2A (TBWEX2A (bw)	<mark>ð</mark> ‼s	1					
-	o c	1					
Bre Sour De Elect and Sour De Liber FER Sinch							
- 5 200 Unice Stands Constant							
Processes X							
Processes for: TBWEX2A							
Add Existing Source							
Lieale New Source							
Add Test Bench To Project							
Sinx ISE Simulator							
🐨 🛄 Simulate Behavioral Model							
							2
<u>{</u>	C	< >	<	TH			2
Processes Sim Object Hierarchy	😰 Design Summary	EXP	2A.vhd 🛛 🚾 TBWEX2A.tbw	Simulation			
This is a Full version of	ISE Simulator ()	Sim).					
Simulator is doing circuit	t initialization	proce	ss.				
Finished circuit initiali:	ation process.						
5 ¹							14
	1-	1201007-00	1	av 1			2
Console 🛛 🖉 Errors 🔒 Warning:	s 🛛 📴 Tol Shel 🛛 🙀	Find in File	es 🛛 🎬 Sim Console - TBWE	X2A			
							Time:
🚦 start 🔄 TE ROLL CALL [Comp	🔹 📓 NUST LAB MANU	HLS	Xiinx - ISE - C:\LAB M.		BISOTIO-	2	🕼 🖉 🦉 3:03 PM

EXPERIMENT NO .10(c)

Project Name: DESIGN OF FULL ADDER
 Target Devices: SPARTAN 2
 Tool versions: ISE 10.1

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity EXPT3 is
Port (A : in STD_LOGIC; B : in STD_LOGIC; Cin : in STD_LOGIC; SUM : out STD_LOGIC; Cout : out STD_LOGIC;

end EXPT3; architecture Behavioral of EXPT3 is signal X: STD_LOGIC; begin X <= (A XOR B)AND Cin; SUM <= A XOR B XOR Cin;

Cout <= X OR (A AND B); end Behavioral;

SIMULATION RESULT:

Xilinx - ISE - C:V.AB MANUALSWYBY	WB.ise - [Simulatio	n]								
🖀 File Edit Wew Project Source Process Test-Bench Simulation Window Help										JU
	a 🎮 [🛛 🕖 🗩 🗩	XX	PR			N? 06 0				
III SENTITIC	01+10	9 1	2 49	***	×1 ±:	* † Å Å	1 🖸 🛙	6≣ ▶ ▶ ^X 100	0 💌 ns	~
Sources X Sources for: Behavi Implement Top Module V NVB	Current Simulation Time: 1000 ns		100 ns	200 ns 3	100 ms	400 ns 51	00 ns 60	0 ns 700 ns	8263 6 800 ns	
E TBWEX1 (TBWEX1.tbw)	o la	1								.A.
B TBWEX2 (TBWEX2.tbw)	o b	1								
■ BWEX2A (TBWEX2A.tbw)	o.l cin	1								
TBWEX28 (TBWEX28.tbw)	sum 🕽	1								
TBWEX3(TBWEX3:bw)	out 👌	1								
E TX/TR (TX/TR (tw)									Î	
Sour Files Snap Libra Smith Processes X Processes for: TBWEX3 Add Existing Source Cleate New Source Dieate New Source View Generated Test Bench As HDL Add Test Bench To Project Xinru ISE Simulator Simulate Behaviosal Model										
Processes Sim Object Hierarchy -	The Design Comments	Etry	ALCTON	TOWEV2 #		dation .				
	a beagt summaly		n ramu	CONCASE	n Bran					
Finished circuit initializ	ation process.	, proc	e33.							
										>
Console 🛛 🔕 Errors 💁 Warnings	Td Shel	Find in F	files 🔛 S	im Console - TB	WEX3					
Perform a complete implementation of the top mo	dule		C			_				Time:
🖞 start 🔄 🖬 TE ROLL CALL [Comp	VL51 LAB MAN	WLS	No.	x - ISE - Ci 'il ab	M		(Biscond	s 🖸	0.3 0	3:57 PM

3.Quiz on the subject:-

A) Viva-voce questions:

- 1. What do you mean by Logic Gates?
- 2. What are the applications of Logic Gates?
- 3. What is Truth Table?
- 4. Why we use basic logic gates?
- 5. Write down the truth table of all logic gates?
- 6. What do you mean by universal gate?
- 7. Write truth table for 2 I/P OR, NOR, AND and NAND gate?
- 8. Implement all logic gate by using Universal gate?
- 9. Why is they called Universal Gates?
- 10. Give the name of universal gate?
- 11. Draw circuit diagram of Half Adder circuit?
- 12. Draw circuit diagram of Full Adder circuit?
- 13. Draw Full Adder circuit by using Half Adder circuit and minimum no. of logic gate?

14. Write Boolean function for half adder? Q.5 Write Boolean function for Full adder?

- 15. Design the half Adder & Full Adder using NAND-NAND Logic.
- 16. Draw circuit diagram of Half Subtractor circuit?
- 17. Draw circuit diagram of Full Subtractor circuit?
- 18. Draw Full Subtractor circuit by using Half Subtractor circuit and minimum no. of logic gate?
- 19. Write Boolean function for half Subtractor?
- 20. Write Boolean function for Full Subtractor?
- 21. What is Excess-3 code? Why it is called Excess-3 code?
- 22. What is the application of Excess-3 Code?
- 23. What is ASCII code?
- 24. Excess-3 code is Weighted or Unweighted?
- 25. Out of the possible 16 code combination? How many numbers used in Excess-3 code?
- 26. What is Demorgan's Law?
- 27. Show the truth table for Demorgan's Theorem?
- 28. What is Minterm & Maxterm?
- 29. How Minterm can be converted in Max term?
- 30. What is Hybrid function?
- 31. What is Flip-Flop?
- 32. What is Latch circuit?
- 33. Draw a truth -tables of S-R, J-K, D and T?

- 34. What is the disadvantages of S-R Flip-Flop?
- 35. How can you remove the problem of S-R Flip -Flop?
- 36. Make circuit diagram of S-R, J-K, D and T Flip-Flop?
- 37. What do you understand by Race Aground condition? How it is over come in J-K Flip Flop?
- 38. Explain the principle of Multiplexer?
- 39. Draw a circuit diagram of 4: 1 Multiplexer?
- 40. What are the advantages of Multiplexer?
- 41. What are the disadvantages of Multiplexer?
- 42. Make the Truth-table of Multiplexer?
- 43. Explain about Demultiplexers?
- 44. Draw a circuit diagram of 1: 4 Demultiplexers?
- 45. Make a logic diagram of 1: 4 Demultiplexers?
- 46. What is the application of Demultiplexers?
- 47. What is the difference between Multiplexer and Demultiplexers?

4. Conduction of Viva-Voce Examinations:

Teacher should conduct oral exams of the students with full preparation. Normally, the objective questions with guess are to be avoided. To make it meaningful, the questions should be such that depth of the students in the subject is tested. Oral examinations are to be conducted in cordial environment amongst the teachers taking the examination. Teachers taking such examinations should not have ill thoughts about each other and courtesies should be offered to each other in case of difference of opinion, which should be critically suppressed in front of the students.

5. Evaluation and marking system:

Basic honesty in the evaluation and marking system is absolutely essential and in the process impartial nature of the evaluator is required in the examination system to become. It is a primary responsibility of the teacher to see that right students who are really putting up lot of hard work with right kind of intelligence are correctly awarded. The marking patterns should be justifiable to the students without any ambiguity and teacher should see that students are faced with just circumstances.